

**MULTIPLIER ARRANGEMENT, SIGNAL MODULATOR AND TRANSMITTER**

The present invention relates to a multiplier arrangement as is described in the preamble of the first claim.

- 5        Such a multiplier arrangement is already known in the art, e.g. from the article "Trends in Silicon Radio Large Scale Integration : Zero IF Receiver ! Zero I & Q Transmitter ! Zero Discrete Passives !" by J. Sevenhans, B. Verstraeten and S. Taraborrelli, IEEE Communications Magazine, Jan 2000 Vol. 38, Nr. 1, pp 142 – 147 . Therein, in Fig. 5 on p 144, a traditional
- 10    Cartesian I and Q transmit modulator is shown, including two blocks indicated with an "X" as well as a device, indicated with a "+" . The two blocks denoted "X" are mixers in a traditional I/Q transmit modulator, each of them thereby receiving a respective pair of high frequency local oscillator signals, as well as a respective one of the Cartesian components of the analog phase information,
- 15    namely  $\sin(\varphi)$  , resp.  $\cos(\varphi)$ . Each of hem generates from its respective Cartesian component as well as from its respective local oscillator signals, a corresponding component of a high-frequency phase vector. These two components are subsequently added in the block denoted "+", to be considered as corresponding to the summing means of the multiplier arrangement under
- 20    consideration. These mixers, in addition with this adding device can thus be considered as corresponding to a multiplier arrangement as described in the preamble of the first claim.

- A drawback of this prior art multiplier arrangement is that it consumes a lot of power since both mixers are continuously active during the whole
- 25    operation of this arrangement. Furthermore a linear power amplifier is needed since these mixers themselves are performing also an image rejection operation. Linear power amplifiers however again are very power consuming.

It is therefore an object of the present invention to present a multiplier arrangement of the above known kind, but consuming less power.

- 30        This object is achieved thanks to the fact that the synthesised high-frequency phase vector is following a square during a first category of

predetermined transitions of the phase signal  $\varphi$ . This not only results in a 50% power reduction as will become clear from the descriptive part of this document, but this solution allows for a less linear power amplifier, as will also be further explained, thereby again reducing the total power consumption of the complete transmitter.

A further characteristic feature of the present invention is described in claim 2.

By not only making an excursion on the square, but also on the diagonals of this square, also the QPSK modulation schemes can be followed, adding to the versatility of the arrangement.

Another characteristic feature of the present invention is described in claim 3, resulting in a full differential implementation of the arrangement.

Yet a further characteristic feature of the present invention is mentioned in claim 4.

Thereby a simple embodiment including a set of multipliers, each being controlled by the operation of a switch, is obtained. Each of the multipliers is thereby delivering respective ones of the components of the phase vector, as is described in claim 5.

Further characteristic features of the present invention are mentioned in claims 6 and 7.

Thereby a very simple and cost-effective implementation at transistor level is obtained.

The present invention relates as well to a signal modulator including a multiplier arrangement of the present invention as well as an additional envelope limiter as is described in claim 8.

This envelope limiter has the function to convert the path followed by the phase vector from a square one into a circle. This thus allows for constant envelope GMSK modulation schemes, which are needed in GSM applications.

Still a further characteristic feature of the present invention is described in claim 9.

The signal modulator thereby includes the control circuitry for the provision of the respective control signals, for control of the operation of the switches of the multiplier arrangement.

As is mentioned in claim 10, the control circuit is adapted to generate  
5    respective control signals such as to control these switches in such a way as to  
activate only a maximum of two multipliers at a time. Compared to the prior art  
case, whereby each of the mixers itself consists of two comparable multipliers,  
and whereby these two mixers and thus consequently four of such comparable  
multiplier structures were thus active all the time, the present solution is very  
10   power-efficient, while at the same time very simple.

A simple embodiment at transistor level of a full differential envelope  
limiter is thereby given in claim 11.

The present invention relates as well to a transmitter including the  
subject signal modulator and multiplier arrangement, as is described in claim  
15   12.

Claim 13 further shows that the analog pulse shaper, adapted to  
generate the analog phase information is now very simple compared to the  
prior art analog pulse shaper which needed a ROM of about double capacity  
and two D/A converters.

20

The above mentioned and other objects and features of the invention will  
become more apparent and the invention itself will be best understood by  
referring to the following description of an embodiment taken in conjunction with  
the accompanying drawings wherein:

25    Fig. 1 shows a basic scheme of a prior art zero-IF transmitter TXP  
including a prior art signal modulator SMP,

Fig. 2 shows a detailed implementation at transistor level of a prior art  
multiplier arrangement MAP included in the prior art signal modulator SMP,

30    Fig. 3 shows a basic scheme of a transmitter TX including a signal  
modulator SM, a multiplier arrangement MUXER, as well as an analog pulse  
shaper BAP according to the invention,

Fig. 4 shows a more detailed embodiment of the multiplier arrangement MUXER and the envelope limiter EL of the signal modulator SM of Fig. 3, and

Fig. 5 schematically explains how the high-frequency phase vector is mathematically synthesised within the MUXER circuit of Figs. 3 or 4.

5

A signal modulator of the present invention is for instance used in GSM and UMTS zero-IF applications. Traditional zero-IF transmitters, such as these shown in Fig. 1 are thereby composed of a phase accumulator circuit, denoted PH, which receives the transmit data under the form of a digital input signal, at 10 270 kbit/sec for GSM applications and at 3840 kbit/sec for UMTS applications, and derives from it the phase  $\varphi$ , according to the GMSK or QPSK principles respectively. The transmit data originates from a transmit data source (not shown in Fig. 1) which in GSM transmitters may include a microphone, A/D converters, filters, speech processors, encoders and encryptors. The phase 15 signal  $\varphi$  is the symbol which will be transmitted. In traditional zero-IF GSM transmitters, this phase signal is further transformed into its I and Q coordinates as the cosine and the sine values of this phase. Both values are provided in a digital form from a ROM table, which thus has two digital outputs, each respectively providing the  $\cos(\varphi)$  and the  $\sin(\varphi)$  in a digital form. This digital 20 information is transformed into an analog baseband or phase information signal in D/A converters, DACI and DACQ resp., which are respectively followed by two mixers M1P and M2P. These respectively multiply the two analog baseband components, denoted I and Q, of the analog baseband signal with a high frequency carrier. This frequency is 900 MHz for the GSM, and 3.58 GHz 25 for the UMTS applications. The carrier sinewaves in both mixers differ from each other in that these have a  $90^\circ$  phase shift with respect to each other. For LO1 being the reference high-frequency sinewave at  $0^\circ$ , LO2 is at  $90^\circ$ , LO3 at  $180^\circ$  and LO4 at  $270^\circ$ . These four high-frequency carriers are generated by a quadrature generator QG which in general includes a reference voltage 30 controlled oscillator denoted VCO, followed by a divider circuit D as shown in Fig. 1. The output signals of the two multipliers, being components of a high-

frequency phase vector, are added, thereby obtaining the vector sum of two Cartesian components. This is the high-frequency phase vector which, in the prior art case, also corresponds to the high-frequency output signal which is to be transmitted, after being amplified by the power amplifier PAP.

5 Both mixers and the summation circuit, indicated by a "+", constitute the prior art multiplier arrangement MAP, whereas this prior art multiplier arrangement together with the quadrature generator QG constitute the prior art signal modulator, denoted SMP.

10 A possible implementation at transistor level of such a prior art signal modulator SMP is shown in Fig. 2. Both mixers M1P and M2P thereby consist of a Gilbert-cell multiplier. Fig. 2 shows a fully differential implementation, providing a differential output signal between two output terminals OUT1 and OUT2. Since this solution is well known and described in several tutorial handbooks, its operation is considered to be known by a person skilled in the art and will accordingly not be further discussed.

15 This solution requires two D/A converters, and two ROM tables, possibly integrated within one ROM : one for delivering the sinus component, and a second for the cosine component of the phase  $\phi$ . Moreover, due to the Cartesian construction of the waveform afterwards, both Gilbert cell multipliers are continuously active, leading to a lot of power consumption in the 12 transistors depicted in Fig. 2. Another drawback of this system is that these multipliers themselves produce harmonics and noise and perform an image rejection. Due to the still non-perfect image rejection (about - 30 dB) still amplitude modulation components are present. These can cause phase  
20 modulation in non-linear power amplifiers, which is absolutely to be avoided. A very linear power amplifier is thus mandatory for finally amplifying the thus generated signal before transmitting it via an antenna. This power amplifier is denoted PAP in Fig. 1. Class B or class AB power amplifiers are very linear, but consume again a lot of power. The prior art transmitter TXP is thus very power  
25 hungry.  
30

The transmitter TX including the signal modulator SM of the present invention, and depicted in Fig. 3, is much more power efficient. This not only results from the fact that only one D/A converter is used instead of two, but it will also become clear from the explanation given in the following paragraphs, that a power efficient power amplifier such as a class C amplifier can now be used. Moreover it will also be explained that much less transistors of the multiplier arrangement MUXER included in SM are active during the operation of the system, compared to the number of active transistors of the Gilbert Cell multipliers of the signal modulator SMP of the prior art. Furthermore this system also requires less chip area for the transmitter compared to the prior art solution. This is clear again from the fact that only one D/A converter is used, but also only one ROM table is required. The extra circuitry required with respect to the prior art consists of the control circuit CC, and the envelope limiter EL, which only requires few transistors. The total solution thus consumes much less chip area.

The transmitter TX including the signal modulator SM of the present invention includes also a phase accumulator circuit, denoted PAC, which can be the same as the prior art phase accumulator circuit PH. This phase accumulator circuit PAC thus receives the digital baseband signal or transmit data, which were provided by the transmit data source (not shown on Fig. 3) which can be similar to the prior art one. This PAC device derives from it the phase symbols  $\varphi$ , in accordance to the GMSK or QPSK modulation principles. This phase information is transformed into two analog balanced signals within an analog pulse shaper denoted BAP. By definition two signals are balanced if their sum always equals a constant DC non-zero value. An example of two such balanced signals are  $c+k.\sin(a.\varphi)$  and  $c-k.\sin(a.\varphi)$ , with  $c$ ,  $k$ , and  $a$  being constants, but other geometrical functions of the phase such as  $c+k.\cos(a.\varphi)$  and  $c-k.\cos(a.\varphi)$  can be used.

For the remainder of the text, the following two balanced signals will be used :  $0.5*VDD + 0.5*VDD*\cos(2\varphi)$  and  $0.5*VDD - 0.5*VDD*\cos(2\varphi)$  whereby

VDD is the value of the supply voltage  $V_{cc}$  of the complete signal modulator SM.

In Fig. 3 these balanced signals are denoted B and  $\bar{B}$ .

Various embodiments exist for generating these two analog balanced signals. A first possibility consists of first calculating or obtaining the cosine of  $2\phi$ , followed by a multiplication by  $0.5 \cdot VDD$ , by an eventual sign operation and by an addition of  $0.5 \cdot VDD$ . This can be done by means of a digital signal processor DSP, or may be performed in different steps. Afterwards the thus obtained digital signals have to be converted into an analog one within D/A converters. A more cost-effective implementation, depicted in Fig. 3, however first consists of getting the value of the  $\cos(2\phi)$ , for instance from a ROM, denoted ROMm. This signal can be input to a fully balanced D/A converter, denoted DAC, which then generates from it automatically two balanced signals, with peak cosine values between its positive and negative supplies. These balanced signals are of the above mentioned form if the ground reference voltage is taken as the negative power supply of this D/A converter DAC. The balanced output signal can optionally be filtered in a smoothing filter denoted SF also part of the analog pulse shaper BAP, before delivering it to the two output terminals of this BAP circuit. These output terminals are coupled to respective input terminals SM1 and SM2 of the signal modulator SM. This signal modulator, besides including a quadrature generator QG comparable to the prior art one, further includes a multiplier arrangement MUXER as well as a control circuit CC. The multiplier arrangement MUXER includes four two-quadrant multipliers, denoted M1 to M4, whereby the operation of each of these two-quadrant multipliers is controlled by a respective switch, denoted SW1 to SW4 on Fig. 3. These switches are itself controlled by respective control signals, denoted c1 to c4, which are obtained from the control circuit CC. One of the terminals of the respective switches SW1 to SW4 is thereby coupled to the respective signal input terminal inm1 to inm4 of the respective multipliers M1 to M4. These switches control whether the input signal of one multiplier is either B,  $\bar{B}$ , or whether this input terminal will be grounded, thereby turning this

multiplier off. The operation of this control circuit as well as the respective control of the switches will be discussed in a further paragraph.

The respective single multipliers, M1 to M4, each further receive high-frequency modulation carrier input signals, similar to the prior art case. These waveforms are as well denoted LO1 to LO4 and differ from each other in that these are shifted with 90° phase shift from each multiplier to the next. In Fig. 3 a full differential implementation is shown whereby multiplier M1 thus receives a differential high-frequency reference sinewave, composed of LO1 and LO3, multiplier M2 receives this reference sinewave, shifted at 90° and denoted LO2, LO4, the next one, LO3, LO1 is shifted 180° with respect to the first one LO1, LO3; whereas LO4, LO2 is shifted 270° with respect to LO1, LO2.

These four high frequency carriers are generated, as in the prior art case, within a quadrature generator circuit QG. This may again consist of a voltage controlled oscillator VCO delivering a reference waveform at twice the modulation frequency, followed by a divider circuit D also similar to the prior art one. However other implementations also exist as is well known to a person skilled in the art. The high frequency modulation frequencies for LO1 to LO4 are 900 and 1800 MHz for GSM and DCS, and 2400 MHz for UMTS.

The switches control the operation of the multipliers such that each time only two single multipliers are active, in contrast to the prior art whereby an equivalent of 4 of these simple two-quadrant multipliers are continuously active

The output signals, provided at differential output terminal pairs respectively denoted outm11 and outm12, outm21 and outm22, outm31 and outm32, outm41 and outm42 for the four multipliers, are thereby further added in a summing circuit, denoted SUM in Fig. 3 and included in the multiplier arrangement MUXER. This summing circuit provides a differential output signal between its pair of output terminals S1 and S2, which are coupled to the pair of output terminals outmux1 and outmux2 of the multiplier arrangement. Before being amplified within the power amplifier PA, this differential output signal first has to be modified in a device denoted EL, being a constant envelope limiter.



The respective input terminals inel1 and inel2 of EL are therefore coupled to the respective output terminals of the multiplier arrangement, whereby the output terminals outel1 and outel2 of the envelope limiter are further coupled to the respective input terminals inpa1 and inpa2 of the power amplifier PA.

5 A more detailed implementation of this MUXER, as depicted in Fig. 4, will now be discussed in conjunction with its operation. It is to be remarked that, although an implementation using bipolar transistors is shown, also other chip technologies such as GaAs or CMOS can be used.

As already mentioned, the MUXER circuit includes 4 single simple two-  
10 quadrant emitter-coupled pair multipliers M1 to M4, of which only M1 is explicitly indicated as such in fig. 4 in order not to overload the drawing. M1 is composed of transistors T11 and T12 in a differential pair configuration, their tail current being provided by a transconductor circuit TC, for instance consisting of a transistor T13 in series with an emitter or source degeneration  
15 resistor R1 as is shown in Fig. 4. The control voltage of this transconductor circuit is provided to the control terminal of this transistor T13, which is further coupled to the input terminal inm1 of the multiplier M1. Similarly M2 is composed of differential pair transistors T21 and T22, their emitters or sources being coupled to the collector or drain of transistor T23 of which the emitter or  
20 source is coupled to the ground terminal via emitter degeneration resistor R2. The control terminal of T23 is thereby coupled to the input terminal inm2 of multiplier M2. M3 is, in a similar way, composed of transistors T31,T32,T33 and resistor R3, whereas M4 is composed of transistors T41,T42 and T43, and resistor R4. Each of the four differential pairs receives at its two inputs two  
25 components of a differential sinewave composed of local oscillator sinewaves. These are LO1 and LO3 for M1, LO2 and LO4 for M2, LO3 and LO1 for M3 and LO4 and LO2 for M4. The collectors or drains of T11,T21,T31 and T41 are thereby coupled to each other, thereby constituting a first summing node, in the embodiment depicted in Fig. 4 constituting an output terminal of the summing  
30 circuit as well as an output terminal outmux1 of the multiplier arrangement. Similarly the collectors or drains of T12,T22,T32 and T42 are coupled to each

other, thereby constituting a second summing node, in this embodiment as well constituting another output terminal of the summing circuit and of the multiplier arrangement, this output terminal being denoted outmux2. Both summing nodes are also coupled via resistors R5 resp. R6 of the summing circuit to the supply voltage terminal VCC. Outmux1 and outmux2 are also further coupled to respective input terminals inpa1 and inpa2 of the power amplifier PA, via a constant envelope limiter EL which will be described in a following paragraph.

Signal input terminals inm1 to inm4 of all 4 single balanced mixers M1 to M4 are coupled, via respective controllable switches SW1, SW2, SW3 and SW4, to either input terminal inmux1 or input terminal inmux2 or either to the ground reference terminal. On the respective input terminals inmux1 and inmux2, the two balanced analog phase information signals B and B are respectively provided.

As was clear from Fig. 3, the four switches SW1 to SW4 are respectively controlled by control signals c1 to c4, which were provided by a control circuit CC. These control signals are such that at each moment, only one of the four mixers receives the B signal, another one of these four mixers receives the B signal, and the two remaining mixers have their signal input coupled to the ground reference terminal. In Figs. 3 and 4 the situation is shown where the control input of M1 receives the B signal provided at inmux1, whereas the control input of M2 receives the B signal provided at inmux2. The control inputs of M3 and M4 are coupled to the ground.

Transistors T13 and T32 thereby receive at their respective control input terminal two balanced signals, their sum being VDD, which respectively vary in accordance to the input voltages B and B. These signals can therefore be expressed as  $0.5VDD + 0.5VDD \cdot \cos(2\varphi)$  and  $0.5 \cdot VDD - 0.5 \cdot VDD \cdot \cos(2\varphi)$ . These signals are multiplied with the differential LO signals. Since the LO signals at the inputs of the differential pairs of the multipliers constitute a differential high-frequency signal, and if we consider the left one of each differential input signal as the reference for representing the corresponding wave vector in the complex plane, two successive ones of these multipliers

thereby define a quadrant in the complex plane. For the example depicted in Figs 3 to 5, this is the quadrant determined by M1 and M2, thus between LO's LO1 and LO2. By the operation of both multipliers M1 and M2, two vectors components are obtained : a first one, being LO1 multiplied with the value of B, and a second, being LO2 multiplied with the value of  $\underline{B}$ . This is schematically represented in Fig. 5, whereby the component from M1 is denoted BV1 having an amplitude B, and whereby the component of M2 is denoted BV2, with an amplitude  $\underline{B}$ . The sum of both vectors components is a high-frequency vector which varies in the first quadrant of the complex plane, according to the mathematical equation  $x+y=VDD$ . This is because the sum of the balanced signals is VDD, and provided that the modulus of the high frequency sinewaves equals one. In order to make an excursion over this complete line S1 in the first quadrant of the complex z-plane, the signals B and  $\underline{B}$  both have to perform an excursion between 0 and VCC. Since this line has to correspond to the phase vector  $\varphi$  performing an excursion of  $90^\circ$  as prescribed by the GMSK code, the  $\cos(2\varphi)$  is used instead of the  $\cos(\varphi)$  for the derivation of the signals B and  $\underline{B}$ . In case the phasevector shifts further  $90^\circ$  during a next symbol period, an excursion on contour S2 of the square within the next quadrant is to be performed. In case the phasevector shifts back  $90^\circ$ , an excursion on the already followed side S1 in the same quadrant is to be followed, but now in the opposite direction. Changing direction within one quadrant, as well as performing an excursion within the next quadrant, is obtained by means of the control of the switches. These four quadrants of the complex plane are determined by resp. LO1-LO2, LO2-LO3, LO3-LO4 and LO4-LO1.

In the example depicted in Fig. 5, the phase continuously shifts further  $90^\circ$  such as to perform a full excursion of  $360^\circ$ . Initially the first quadrant is followed, as was obtained by the control of the switches as depicted in Fig. 4. An excursion on the side S1 of the square is then performed by the resulting high frequency phase vector between points p1 and p2. At point p2, the phase information is such that a following quadrant is to be selected in the complex plane, which has to result in an excursion by the high frequency phase vector



the next position of the different switches is indicated as a function of their current position and of the evolution of the symbol itself. This can be pre-computed and thus stored as a read-only memory, and can easily be retrieved from a pointer or address which is itself a function of the phase signal  $\phi$ .

- 5           Until now only the GMSK coding schemes were covered. This is the scheme used for GSM and DCS applications. For the signal modulator to be able to further comply with the QPSK modulation scheme, as required in UMTS applications, an additional excursion of the high-frequency phase vector is to be foreseen, namely an excursion via a diagonal of the square. This is
- 10   accomplished in another way : during a diagonal transition between p1 and p3 or p2 and p4, the signal on inmux1 and inmux2 is temporarily frozen on the values corresponding to p1 and p2, or p3 and p4 respectively. This may be accomplished by means of a latch in the analog pulse shaper , between the ROMm and the DAC (not shown in Fig. 3) The diagonal transition is now
- 15   controlled by the switches in the following way : for a transition from p1 to p3, during the first half period of the transition SW1 is connected to inmux1 and the inmux1 signal is constant at the maximum (VDD) value. SW3 is connected to inmux2 and inmux2 is at the minimum (0) value. Half way the transition SW1 is switched from inmux1 to inmux2 and SW3 is switched from inmux2 to inmux1.
- 20   All other diagonal transitions can be obtained in a similar way.

- The sudden transition halfway the diagonal traject, is however not acceptable in practical systems because the abrupt change has a high harmonic content exceeding the available bandwidth. For this purpose an AM control signal  $\cos(4\phi)$  is taken from ROMm (not shown) and is input, via an
- 25   additional D/A converter (not shown on Fig. 3) to a power control input of this power amplifier (also not shown in Fig. 3) The amplitude of the output vector of the power amplifier is thereby smoothly shaped according to a raised cosine shape, derived from this  $\cos(4\phi)$ , to make the zero crossing of the output vector at the switchover point between SW1 and SW3. Such techniques of additional
- 30   modulating the signal of the power amplifier is already known to a person skilled in the art and will accordingly not be further explained in this document

Since in all of the cases maximum two of the four multipliers are active within the MUXER, less noise is generated compared to the multiplier arrangement of the prior art. Moreover, it is clear that the present invention concerns a direct phase modulation without image rejection requirements of the baseband circuit, in contrast to the Cartesian I/Q modulators which perform an additional image rejection. Such a direct VCO modulation avoids the image components in the output spectrum of the to be transmitted signal. Therefore a non-linear, and consequently more power efficient power amplifier can be used such as a class C amplifier.

The output signal of the MUXER circuit is thus a high-frequency phase vector that is moving on the square, according to a first category of predetermined transitions of the phase relating to the GMSK encoding scheme, or on the diagonal of the square, according to a second category of predetermined transitions of the phase. Nevertheless, according to the GSM specifications, the vector to be transmitted for this first category of predetermined transitions of the phase signal, has to move on a circle, thus being of constant amplitude. In order to transform the square to the circle, as is also shown in Fig. 5, an envelope limiter is put in series with the multiplier arrangement. This envelope limiter is denoted EL in Fig. 3 and is included in the signal modulator SM. EL includes two input terminals inel1 and inel2, to which the differential output signal of the MUXER is provided, and which are therefore coupled to the output terminals outmux 1 and outmux2 of the multiplier arrangement. The output terminals outel1 and outel2 of this envelope limiter EL are coupled to respective input terminals inpa1 and inpa2 of the power amplifier PA. In Fig. 4 an embodiment of such an envelope limiter is depicted. This embodiment includes again a differential pair of transistors Te1 and Te2, of which the control terminals constitute the input terminals of EL. The collectors or drains of these transistors are coupled to the supply voltage terminal VCC via resistors R7 and R8. The emitters or sources of these transistors are coupled together and to the collector or drain of a bias transistor Te3 which, in this depicted embodiment, constitutes the output terminal of a

bias circuit BC. The emitter or source of this bias transistor is coupled to the ground reference terminal via another resistor R9. The function of such a bias transistor in series with the resistor R9 is to provide a DC bias current for the EL circuit. The differential input signal at the control input terminals of Te1 and  
5 Te2 which thus corresponds to the output signal of the muxer is thereby such that the current through the resistors R7 and R8 takes the full tail current of R9, thereby clamping the output signal to the VDD voltage of the supply. In this way the output signal appearing between output terminals outel1 and outel2 is having a constant amplitude, being VDD, but still has the correct phase  
10 information. This vector is thus again compliant to the GMSK modulation standard of constant envelope, and different phase.

While the principles of the invention have been described above in connection with specific apparatus, it is to be clearly understood that this description is made only by way of example and not as a limitation on the  
15 scope of the invention.